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We report on high quality individual solution processed single-walled carbon nanotube 共SWNT兲
field effect transistors assembled from a commercial surfactant free solution via dielectrophoresis.
The devices show field effect mobilities up to 1380 cm2 / V s and on-state conductance up to 6 S.
The mobility values are an order of magnitude improvement over previous solution processed
SWNT devices and close to the theoretical limit. These results demonstrate that high quality SWNT
devices can be obtained from solution processing and will have significant impact in high yield
fabrication of SWNT nanoelectronic devices. © 2010 American Institute of Physics.
关doi:10.1063/1.3327521兴
The exceptional electronic properties of single-walled
carbon nanotubes 共SWNTs兲 make them promising building
blocks for future nanoelectronic devices.1 For the fabrication
of high quality devices, clean and defect-free SWNTs are
desired. High temperature growth of SWNTs directly on the
substrate via chemical vapor deposition 共CVD兲 has been the
most widely used technique to achieve high quality SWNT
devices. Assembly of SWNT devices by CVD are typically
done by randomly dispersed catalyst or patterning catalytic
islands for which the later allows for parallel assembly of
SWNT devices at selected position of the circuit 共direct
growth method兲.2 Following growth at ⬃900 C, electrical
contact to the SWNT are made without further possessing.
Such devices have shown excellent field effect transistor
共FET兲 properties with typical mobility values ranging from
1000 to 10 000 cm2 / V s depending upon the diameter3
and conductance approaching the ballistic limit 共G = 4e2 / h
⬃ 155 S, or R ⬃ 6.5 k⍀兲.4,5 Although high quality devices
have been obtained using direct growth CVD method,
however high growth temperatures 共900 ° C兲 is a major
bottleneck to make them compatible with current complementary metal-oxide-semiconductor 共CMOS兲 fabrication
technologies.
Post synthesis fabrication techniques from solution processed SWNTs offers an attractive alternative to high temperature growth for the parallel assembly of electronic devices due to the ease of processing at room temperature as
well as compatibility with CMOS technology and various
substrates including plastics.6 It is however, generally believed that solution processing techniques such as purification with acids and intense ultrasonication to create stable
suspension can introduce defects and degrade the intrinsic
electrical properties of SWNTs which in turn could limit
their application in nanoelectronic devices. As a result there
has been tremendous effort and continuous progress in producing high quality SWNT stable solutions and effort to
minimize degradation.7–9 This has led to the sorting of metallic and semiconducting SWNTs,10 and the commercialization of electronic grade SWNT solutions.11 Despite these efa兲
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forts, the reported device characteristics of solution
processed SWNTs are still far from their performance limit.
Previous studies of Vijayaraghavan et al.12 found an average
on-state conductance 共Gon ⬃ 0.2 S兲 for semiconducting
SWNTs and Burg et al.13 reported average on-off ratios of 80
but did not report mobility values. Kim et al.14 has found a
mobility of 19.4 cm2 / V s on average for individual semiconducting SWNTs by density gradient techniques. Wang et
al.15 used dip-pen lithography to fabricate individual SWNT
devices from solution and found a mobility of 67 cm2 / V s.
In comparison to devices fabricated by direct growth method
using CVD, these reported device properties of solution processed SWNTs are much inferior and calls for further improvement.
Here, we report on considerably improved device quality
of individual solution processed SWNT FETs from a commercially available surfactant-free solution. Individual
SWNTs were assembled between 1 m spaced Pd source
and drain electrodes 共DEs兲 using ac dielectrophoresis 共DEP兲.
The semiconducting devices show on-state conductance
values up to 6 S and field effect mobilities as high as
1380 cm2 / V s. The maximum mobility value approaches
the theoretical performance limit for clean SWNTs and both
the on-state conductance and mobility are more than an order
of magnitude improvement from previous solution processed
SWNT devices. Raman spectroscopy done on individual
SWNT devices show the absence of defect related D-band.
The electrical properties in combination with Raman spectroscopy are indication of high quality SWNT devices. This
study shows promise for the use of solution processed
SWNTs for high performance nanoelectronics devices.
The devices are fabricated on highly doped Si substrates
with a 250 nm thick SiO2 caped layer. An array of tapered
shape, source and DE patterns with 1 m spacing were defined with electron beam lithography and electron beam
deposition of 2 nm Cr for a sticking layer and 25 nm thick Pd
followed by lift-off. Pd is used because it is known to make
the best contact to SWNTs.5 The assembly is done in a probe
station under ambient conditions and is carried out as follows. A stable, surfactant-free solution of SWNT was obtained from Brewer Science 共shelf life six months兲11 that had
a concentration of SWNTs ⬃50 g / ml. The solution con-
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FIG. 1. 共Color online兲 共a兲 Schematic of the electrode array and DEP assembly setup. 共b兲 Representative SEM image of an individual SWNT between
source 共s兲 and drain 共d兲 electrodes. Scale bar: 500 nm. 共c兲 AFM image of the
same SWNT in 共b兲. Scale bar: 500 nm. 共d兲 Height profile of the SWNT
showing a diameter of ⬃1.7 nm. 共e兲 Schematic diagram of device geometry
and electronic transport measurement setup.

sists of mostly individual SWNTs and is free of catalytic
particles. The average length of the SWNTs was ⬃1 – 2 m
determined by scanning electron microscopy 共SEM兲. After
dilution of the solution to ⬃10 ng/ ml in de-ionized water, a
3 L drop is cast onto the electrode array. Figure 1共a兲 shows
a three-dimensional cartoon of the assembly setup where
we apply the ac voltage 共1 MHz, 5 Vp-p兲 between the common source electrode 共SE兲 and gate 共G兲 electrode for 3 min.
This allows for each DE to become capacitivly coupled to
the gate electrode and obtain a similar potential as the gate.
Therefore at each source and DE pair there is a potential
difference allowing for the alignment of many SWNTs
simultaneously.12 Figure 1共b兲 shows a SEM image of an individual SWNT assembled between the source and DEs following the assembly. The total yield of individual SWNTs
is ⬃20% on average and as high as 35% for a single chip,
which is consistent with other similar DEP studies.13,16 Figure 1共c兲 shows a representative atomic force microscopy
共AFM兲 image of the same device in Fig. 1共b兲. Figure 1共d兲
shows the corresponding height profile for which we measure a diameter 共d兲 of ⬃1.7 nm. The average diameter of the
SWNTs for all of our devices was ⬃1.5⫾ 0.2 nm. After the
assembly the devices were annealed in forming gas 共Ar/ H2兲
at 200 C for 1 h to reduce the contact resistance.
Electrical measurements were performed using a DL Instruments 1211 current preamplifier combined with a high
resolution DAC card interfaced with LABVIEW. Figure 1共e兲
shows a cartoon of the measurement setup where we use the
highly doped Si as a back gate. We measured a total of 120
individual SWNT devices. Approximately 70% of the devices show metallic or semimetallic behavior 共i.e., less than
one order of magnitude change in current 共ID兲 as a function
of gate voltage 共VG兲 and 30% of the devices show semiconducting behavior 共one or more orders of magnitude change in
ID as a function of VG兲. See supplementary information regarding the DEP assembly of metallic and semiconducting
SWNTs.17 Here, we present FET device properties of the
semiconducting SWNTs.
Figure 2共a兲 shows transfer characteristics, ID-VG, for a
representative FET device at VDS = −0.1, ⫺0.5, ⫺1.0, and
⫺2.0 V 共d ⬃ 1.7 nm兲 showing p-type transport characteristics. The drain current changes by several orders of magnitude with gate voltage and maintains approximately the
same on-off ratio 共Ion / Ioff兲 for each VDS. For example, at
VDS = −1.0 V, the on-off ratio is ⬃3.6⫻ 104 共Ioff ⬃ −70 pA
and Ion ⬃ −2.5 A兲. The linear conductance in the on-state
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FIG. 2. 共Color online兲 共a兲 Transfer characteristics of a representative SWNT
FET device 共d ⬃ 1.7 nm兲 at VDS = −0.1, ⫺0.5, ⫺1.0, and ⫺2.0 V. 共b兲 Output
characteristics showing currents up to 7 A in the saturation regime.

共Gon = Ion / VDS兲 is ⬃2.5 S at VDS = −1.0 V. In Fig. 2共b兲 we
plot IDS versus VDS up to the saturation regime at different
gate voltages 共from ⫺10 to 10 V, bottom to top兲. Output
currents are as high as 7 A, comparable to Pd contacted
CVD SWNTs of similar diameter, directly grown on the
substrate.18 We note that the ID-VDS characteristics show
slightly nonlinear behavior at low VDS, which is an indication
of a small Schottky barrier.5 Work is in progress for the
further optimization of the contact. The field effect mobility
was calculated from the linear regime in Fig. 2共a兲 from 
= 共L2 / CG ⫻ VDS兲共dID / dVG兲, where the gate capacitance is
CG = 共2L / ln共2h / r兲兲, L is the length of the channel, 
= 3.90 is the dielectric constant for SiO2, h is the thickness
of the oxide, and r is the radius of the CNT,18 and
dID / dVG = gm is the transconductance. We find gm ⬃ 0.06,
0.30, 0.57, and 1.15 S at VDS = −0.1, ⫺0.5, ⫺1.0, and ⫺2.0
V, respectively. Setting r = 0.85 nm gives a mobility of 
⬃ 157, 172, 163, and 164 cm2 / V s, respectively, indicating
the mobility values are relatively constant at each value of
VDS 共see supporting information for additional mobility calculations for a few other devices17兲.
Figure 3共a兲 shows a scatter plot of the mobility versus
the on-state conductance for all 35 devices that we measured

FIG. 3. 共Color online兲 共a兲 Scatter plot of mobility vs on-conductance for 35
FET devices. The median values of mobility and on-conductance are
⬃200 cm2 / V s and 2.2 S, respectively. 共b兲 ID vs VG at VDS = −0.1 V for
our highest performance FET device 共d ⬃ 1.3 nm兲. Inset: Mobility vs gate
voltage showing a peak mobility value of ⬃1380 cm2 / V s. 共c兲 Representative Raman spectroscopy of an individual SWNT device.
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TABLE I. Comparison of some recent SWNT solution processed device
parameters, this work, and one CVD SWNT made by direct growth methods
共N/R: Not reported兲.
Fabrication
method
DEP
DEP
Drop cast
Drop cast/dip pen
CVD

On-state conductance
共S兲

Mobility
共cm2 / V s兲

Median: 2.2
Max: 6.0
Median: 0.2
Max: 1.0
N/R

Median: 200
Max: 1380
N/R

This worka

Median: 19.4
Max: 60
67b
⬃2500 c

14

N/R
1.5c

Ref.

12a

15
3

1 m long devices.
Not indicated whether this is maximum or a typical value.
1.5 nm diameter SWNT 共10 m long兲.

a

b
c

for this study taken at VDS = −0.1 V. We obtain a median
on-state conductance and mobility of ⬃2.2 S and
⬃200 cm2 / V s, respectively. These parameters are a large
improvement from previous studies. This is more clearly
seen in Table I where we list several recent reported values
for on-state conductance and mobility for solution processed
devices, and one direct growth CVD devices. Note that all
quoted solution processed devices are from stable SWNT
suspensions. It can be clearly seen that the median on-state
conductance is an order of magnitude higher than previous
median values reported by Vijayaraghavan et al.12 Our average mobility values are also an order of magnitude higher
than previous studies by Kim et al.14 and ⬃3 times higher
than previous report of Wang et al.15
In Fig. 3共b兲 we show a plot of ID versus VG at
VDS = −0.1 V for our highest mobility SWNT-FET device
共d ⬃ 1.3 nm兲. The on-state conductance for this device is
⬃6 S. Inset of Fig. 3共b兲 shows a plot of the calculated
mobility versus gate voltage with r ⬃ 0.65 nm and gm
⬃ 0.45 S. We find that the peak mobility for this device
is ⬃1380 cm2 / V s. Comparing with the theoretical limit
at room temperature for clean SWNTs,3,19 peak
⬃ 1000 cm2 / V s ⫻ 关d共nm兲兴2 where d is the diameter of the
tube, we find peak ⬃ 1700 cm2 / V s, which is reasonably
close to the experimental value indicating that this device is
being pushed close to its performance limit. This device
shows significantly better properties than the best reported
samples from Table I. Our highest value of Gon is six times
higher than the highest value found in Ref. 12. The maximum mobility is ⬃20 times higher than the highest previous
reported values and close to what is expected in high quality
direct growth CVD devices of similar diameter.
We speculate that the improved device performance
stems from the nonexistence of residual surfactant and the
cleanliness of the as-assembled devices with the absence of
bundles. We verified the cleanliness of the SWNT devices by
Raman spectroscopy. We used a Renishaw inVia microRaman spectrometer with 514 nm excitation, ⬃1 m spot
size and ⬃1 mW power. Figure 3共c兲 shows representative
Raman spectra near the G-band mode which is clearly
observed at ⬃1570 cm−1. Note the absence of the defect

induced D-band typically observed at ⬃1350 cm−1. The
missing D-band observation indicates low density of defect
sites20,21 and is consistent with high quality devices reported
here.
In conclusion, we have shown improved device performance of individual SWNT FETs assembled by DEP from a
surfactant free commercial solution. The devices show a median on on-state conductance of 2.2 S with a maximum of
6 S while the median field effect mobility is 200 cm2 / V s
with a maximum of 1380 cm2 / V s, approaching the performance limit. The absence of the D-band in the Raman spectroscopy measurements demonstrates that the SWNTs have a
low density of defects further verifying high quality device.
This study show promise for solution processed SWNTs to
be viable for the parallel fabrication of high quality CMOS
compatible nanoelectronic devices.
This work was supported by U.S. National Science
Foundation under Grant No. ECCS-0748091 共CAREER兲.
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